In this paper, a novel zero voltage transition (ZVT) pulse width modulation (PWM) DC-DC interleaved boost converter with an active snubber cell is proposed. All of the semiconductor devices in the converter turn on and off with soft switching to reduce the switching power losses and improve the overall efficiency. Due to interleaved approach, the current stresses of main devices, the ripple of the output voltage and input current are reduced. The main switches turn on with ZVT and turn off with zero voltage switching (ZVS). The auxiliary switch turns on with zero current switching (ZCS) and turns off with ZVS. Also, the snubber cell does not create additional current or voltage stress on the main switches and main diodes. The proposed converter can smoothly achieve soft switching characteristics even under light load conditions. The theoretical analysis and operating stages of the proposed converter are made for both D > 50% and D < 50% modes. Finally, a prototype of the proposed converter is implemented and the experimental results are given in detail for 500 W and 50 kHz. So, the overall efficiency of the proposed converter has reached a value of 95.5% at nominal output power.
I. INTRODUCTION
DC-DC boost converters are commonly preferred in industrial applications. The boost converters are used when it is needed to boost the output voltage in renewable energy applications as solar cells and fuel cells supplying low output voltage [1, 2] . In recent years, interleaved boost converters obtained by paralleling classical boost converters are chosen at high power applications. Interleaved boost converters can provide better performance than classical boost converters. Because they have many advantages such as the low ripple of input current and output voltage, fast transient response, the low input filter sizes and the low current stresses on semiconductor devices for same power conditionals with classical boost converters [3] [4] [5] .
The other important utilization areas of interleaved boost converter are power factor correction (PFC) and photovoltaic (PV) applications. It is desired to be provided more steady current from input source for better performance in PFC applications [6, 7] . Similarly, the ripples of input current at maximum power point tracking lead to additional power losses [8] . So, interleaved boost converters are more suitable than classical boost converters in PFC and PV applications since the ripple of input current is reduced by interleaved structure.
The power density should be increased to obtain the higher efficiency by reducing volume and weight at both classical and interleaved boost converters. In this case, it is needed to increase the switching frequency for higher power density. However, the high switching frequency leads to high switching power losses, the reverse recovery losses for diodes and electromagnetic interference (EMI) noises. So, it causes to poor performance and low efficiency [9] [10] [11] .
For resolving these drawbacks, the soft switching (SS) techniques are improved and the soft switching interleaved boost converters have been proposed in literature [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] .
In the converters proposed in [12] [13] [14] , the soft switching is achieved for semiconductor devices. The main switches are turned on and off with soft switching. However, two auxiliary switches are used to provide soft switching in these converters. This case causes to increase the cost and the conduction losses. To overcome this problem, some soft switching interleaved boost converters have been proposed in [15] [16] [17] [18] . In these approaches, interleaved structure has one auxiliary switch. So, their cost and conduction losses are less. However, the main switches turn off with hard switching (HS) even though the main switches and the other semiconductor devices turn on with soft switching. For this reason, the switching power losses cannot be exactly set to zero in these approaches. For solving this drawback, some converters have been proposed in [19] [20] [21] [22] [23] [24] . In these proposed studies, the problems mentioned above do not happen and the main switches can be turned on and off with soft switching techniques. In [19, 20] approaches, the snubber cell provides to operate with soft switching for the main switches but it causes to additional current and voltage stresses on the main switches. So, the conduction losses of the switches increase and it is needed to select the switches having high current/voltage capability for converters. Besides, just additional voltage stress occurs on the main switches in [21] approach. These problems can be eliminated with approaches proposed in [22] [23] [24] . In [22, 23] , the main switches and other devices turn on and off with soft switching techniques without additional current or voltage stresses. However, the resonance inductors of snubber cell are on the path that the main current flows. So, the cost and weight of converter is increased since inductor size needs to be increased by taking into consideration the main current. Moreover, the ringing oscillations happen between the resonance inductors and the parasitic capacitors of the main switches. Also, this problem causes to EMI noises. In [24] approach solving these problems, the main switches and diodes turn on and off with soft switching techniques. Additionally, the snubber cell of proposed converter has simple structure and it does not cause to additional current or voltage stresses on the main devices. However, there are additional switching power losses since the auxiliary switch and diode turn on and off with hard switching in this approach.
In this paper, a novel ZVT-PWM DC-DC interleaved boost converter providing most desirable features of interleaved soft switching converters in literature and overcoming their most drawbacks is proposed. In the proposed converter, the main switches turn on with ZVT and turn off with ZVS as well as the main diodes turn on with ZVS and turn off with ZCS without additional current or voltage stresses on the main devices. Also, the auxiliary diodes operate with soft switching and the auxiliary switch turns on with ZCS and turns off with ZVS. The proposed interleaved converter has a simple and cheap structure. All of the semiconductor devices turn on and off with soft switching techniques in a wide range of load, excellently. The proposed converter eliminates the switching power losses compared classical interleaved boost converter. So, it can be conveniently used in high power applications and renewable energy applications such as fuel cell, solar cell, PFC, PV and battery charge.
The basic circuit scheme of the proposed ZVT-PWM DC-DC interleaved boost converter is shown in Fig. 1 . Additionally, this novel snubber cell has been presented with simulation results by us in a conference. Conference paper is given in ref. [30] . Besides, our conference paper is extended and improved by us. This paper presents our conference paper's extended version with mathematical analysis, experimental results, the efficiency analysis etc. in detail.  It is assumed that all of the semiconductor devices are ideal.
 The reverse recoveries of diodes are neglected.
A. Operating Stages of D > 50% Mode
In this mode, sixteen stages occur in the steady state operation of the converter during one switching cycle. Here, just the 8 stages for S 1 switch are analyzed since the operating principle of interleaved structure is symmetrical. The key waveforms concerning the operation stages of D > 50% mode are shown in Fig. 3 .
The main switch S 2 is at on state and the other switches are at off state before this stage is started. The current of L 2 flows through the main switch S 2 and the current of L 1 flows through the main diode D F1 . At t = t 0 , i S1 = 0, i S2 = I L2 , i Sa = i La = i Lb = 0, i DF1 = I L1 , i DF2 = 0 and v Cr = V o are valid. When a control signal is applied to the auxiliary switch S a , the current of auxiliary switch i Sa increases and the current of main diode i DF1 decreases, simultaneously. So, S a turns on and D F1 turns off with ZCS due to series L a inductor. The resonance inductor current i La (t) and the resonance capacitor voltage v Cr (t) can be expressed as follows:
Duration of this stage;
is derived. At t = t 1 , this stage ends as soon as i DF1 falls to zero and i Sa reaches to I L1 . C r and C s1 capacitors discharge while the current of L a continues to increase as sinusoidal form. The resonant inductor current i La (t) and the resonant capacitor voltage v Cr (t) can be expressed as follows:
is derived. In these equations;
are valid. At t = t 2 , this stage ends when the voltages of C r and C S1 fall to zero. In the end of stage, the current of L a reaches to maximum value (I La2 ). Fig. 2 . Equivalent circuit schemes of the operating stages for D > 50% mode in proposed ZVT-PWM DC-DC interleaved boost converter. (a) t 0 < t < t 1 , (b) t 1 < t < t 2 , (c) t 2 < t < t 3 , (d) t 3 < t < t 4 , (e) t 4 < t < t 5 , (f) t 5 < t < t 6 , (g) t 6 < t < t 7 , (h) t 7 < t < t 8 . At any time of this interval, a control signal is applied to the main switch S 1 and the control signal of auxiliary switch S a is removed simultaneously. So, the main switch S 1 turns on with ZVT and the auxiliary switch S a turns off with ZVS. In here, the on-duration of auxiliary switch t 03 needs to be more than t 01 + t 12 to achieve turning on with ZVT. For this stage, the following equations are written; 
( ) cos
Lb La
is derived. In these equations; 
is derived. At t = t 5 , when the current of L b falls to zero, D a and D b diodes turn off with ZCS and this stage ends. In this stage, the snubber cell is passive and the main switches conduct the input current (i S1 + i S2 = I i ). At t = t 6 , the control signal of main switch S 2 is removed and this stage ends. 
is derived. At t = t 7 , this stage ends after the voltage of C s2 reaches to output voltage. So, the main diode D F2 turns on with ZVS.
During this stage, i S1 = I L1 , i S2 = 0, i Sa = i La = i Lb = 0, i DF1 = 0, i DF2 = I L2 and v Cr = V o are valid. In this stage, the main switch S 1 is at on state and S 2 is at off state. At t = t 8 , a control signal is applied auxiliary switch S a and this stage is finished. So, a half switching cycle is completed for S 1 switch. In the next period, the same stages continue periodically for S 2 switch.
B. Operating Stages of D < 50% Mode
In this mode, sixteen stages occur in the steady state operation of the converter during one switching cycle. Here, just the 8 stages of S 1 are analyzed since the interleaved structure is symmetrical. Fig. 4 shows the equivalent circuits for D < 50% mode. The key waveforms concerning the operation stages of D < 50% mode are shown in Fig. 5 . When a control signal is applied to the auxiliary switch S a , the current of auxiliary switch increases and the currents of main diodes decrease, simultaneously. So, S a turns on and the main diodes turn off with ZCS due to series L a inductor. The resonance inductor current i La (t) and the resonance capacitor voltage v Cr (t) can be expressed as follows:
is derived. At t = t 1 , i Sa reaches to I i when i DF1 and i DF2 fall to zero. So, this stage ends. At t = t 1 , i S1 = 0, i S2 = 0, i Sa = i La = I i , i Lb = 0, i DF1 = 0, i DF2 = 0 and v Cr = V o are valid. In this stage, three parallel resonance occur via C s1 -D r1 -L a -S a , C s2 -D r2 -L a -S a and C r -L a -S a . So, C r , C s1 and C s2 capacitors discharge while the current of L a continues to increase as sinusoidal form. The resonant inductor current i La (t) and the resonant capacitor voltage v Cr (t) can be expressed as follows:
are valid. At t = t 2 , this stage ends when the voltages of C r , C S1 and C S2 fall to zero. In the end of stage, the current of L a reaches to maximum value (I La2 ). 
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is derived. In these equations; . Equivalent circuit schemes of the operating stages for D < 50% mode in proposed ZVT-PWM DC-DC interleaved boost converter. (a) t 0 < t < t 1 , (b) t 1 < t < t 2 , (c) t 2 < t < t 3 , (d) t 3 < t < t 4 , (e) t 4 < t < t 5 , (f) t 5 < t < t 6 , (g) t 6 < t < t 7 , (h) t 7 < t < t 8 . During this stage, i S1 = I L1 , i S2 = 0, i Sa = i La = i Lb = 0, i DF1 =0, i DF2 = I L2 and v Cr = V o are valid. The main switch S 1 is at on state and the main switch S 2 is at off state besides the auxiliary switch S a is at off state. This stage is freewheeling interval and the snubber cell is inactive.
At t = t 6 , the control signal of main switch S 1 is removed and this stage ends. At t = t 6 , i S1 = I L1 , i S2 = 0, i Sa = i La = i Lb = 0, i DF1 =0, i DF2 = I L2 and v Cr = V o are valid. In this stage, the capacitor C S1 is linearly charged by the current of L 1 after the control signal of S 1 is removed. For this stage, the following equations are written;
is derived. At t = t 7 , this stage ends just after the voltage of C s1 reaches to output voltage. So, the main diode D F1 turns on with ZVS. 
C. Voltage Ratios of D > 50% and D < 50% Modes
In the proposed converter, the input and output voltage ratios are not same in D > 50% and D < 50% modes. For this reason, it is needed to be derived the equations of voltage ratios for each two modes. Fig. 6 shows the control signals of switches and the waveforms of boost inductor currents for real and simplified durations in D > 50% mode. If some transient stages are neglected, the current of boost inductor L 1 is written as in following equations while the main switch S 1 is at on and off state. Table I shows the correspondence between the real stages and the simplified ones in D > 50% mode. 
So, the input and output voltage ratio can be derived from eq. (44) and (45) as:
Similiarly, Fig. 7 shows the control signals of switches and the waveforms of boost inductor currents for real and simplified durations in D < 50% mode. In this way, if some transient stages are neglected, the current of boost inductor L 1 is are written as in following equations while the main switch S 1 is at on and off state. Table II shows the correspondence between the real stages and the simplified ones in D > 50% mode. 
So, the input and output voltage ratio can be derived from eq. (47) and (48) as: 
III. DESIGN PROCEDURE
In this section, design considerations of the proposed converter are presented. The experimental circuit parameters of the proposed converter are given in Table III. The following assumptions are made to determine the experimental circuit parameters of proposed converter in design procedure. 
1)
The output capacitor must be high enough to keep constant the output voltage. So, it is selected as 470 µF.
2) Design procedure of boost inductors L 1 and L 2 can be referred to [24] . They should be operated in CCM for both D > 50% and D < 50% modes. So, the value of minimum boost inductor L 1 in D > 50% is
The value of minimum boost inductor L 1 in D < 50% is;
So, the values of boost inductors are selected to be 1 mH.
3) According to Table 1 , it can define the input power P i and the maximum value of the boost inductor currents I Lmax for ripple of 30%. 0 0.94
4) Snubber inductor can be selected to ensure the following condition with reference to [25] and [26] . Its current can be equal to maximum value of the boost inductor current at most within three times the reverse recovery time of the main diode. Here, t rr is the reverse recovery time of main diode and it is given in Table 2 . The resonance inductor L a is determined to minimize the reverse recovery of the main diode from eq. (54) and Table 2 as following;   max   3 9
So, the values of coupled inductors L a and L b is selected to be 12 µH.
5)
It is assumed that the current of auxiliary switch can be as high as 3I Lmax at most. Also, the following equations can be written from stage 2 and stage 7 of D > 50% mode. In eq. (57), t f is the falling time of the main switch and it is given in Table  2 . t f should be less than t 67 duration to provide ZVS at turning off.
 
So, the values of capacitors C s1 and C s2 are selected to be 1 nF and C r is selected to be 3.3 nF by using eq. (56), (57) and Table 2 . Consequently, the experimental circuit parameters of the proposed converter are given in Table 1 .
IV. CONVERTER FEATURES
The proposed ZVT-PWM DC-DC interleaved boost converter has a lot of advantages. It provides most desirable features of interleaved soft switching converters in literature and overcomes their most drawbacks. The features of this novel converter can be briefly summarized as follows:
1) The main switches turn on with ZVT and turn off with ZVS by lossless.
2) The auxiliary switch turns on with ZCS due to series inductor and turns off with ZVS due to parallel capacitor.
3) The main diodes turn on with ZVS and turn off with ZCS. So, its reverse recovery is eliminated.
4)
There is no additional voltage or current stress on the main switches and the main diodes.
5)
All of semiconductor devices turn on and turn off with soft switching techniques.
6)
The switching power losses of all semiconductor devices are eliminated because of soft switching techniques.
7)
The conduction losses in snubber cell are very low since the sum of the transient intervals is a very little part of the switching cycle.
8)
The proposed converter can be operated even under light load conditions.
9)
The converter operates with soft switching in a wide duty cycle range.
10)
Due to interleaved approach, the ripples of the output voltage and input current are minimized.
11)
This converter reduces the current stresses of the main devices owing to interleaved structure.
12)
This converter reduces cost and size since the soft switching is achieved by just one auxiliary switch unlike some converters proposed in literature.
13)
The control of converter is quite simple since the source terminals of three switches are connected to common point. Also, this case resolves isolation problems unlike some converters proposed in literature.
14)
Owing to modular active snubber cell, this converter can be easily applied to the other interleaved PWM converter topologies as shown in Fig. 8 . 
V. EXPERIMENTAL RESULTS
The experimental circuit scheme of the proposed novel ZVT-PWM DC-DC interleaved boost converter is given in Fig. 9 . The proposed converter is implemented for output voltage of 400 V and input voltage of both 100 V and 250 V at 500 W output power and 50 kHz switching frequency. The photograph of the experimental circuit is given in Fig. 10 . In the experimental prototype, the value of output capacitor is 470 µF, the values of main inductors are 1 mH and the values of resonance coupled inductors are 12 µH. The value of resonance capacitor is 3.3 nF and the values of capacitors C s1 and C s2 are selected to be 1 nF. FCP190N60 switches are used as the main switches and IXFK32N100Q3 switch is used as the auxiliary switch. Also, DSEP15-06B diodes are used as the main diodes as shown in Fig. 9 . Fig. 9 . Experimental circuit scheme of the proposed ZVT-PWM DC-DC interleaved boost converter. In this study, the PWM control signals are obtained with code programmer CCS. Then, these codes are loaded to digital signal processor (DSP). So, the control signals are obtained from DSP. There is analog-digital converter (ADC) in DSP hardware to change duty cycle of the control signals. So, duty cycles of the control signals are adjusted optionally. In this study, the part number of micro-processor used is DSP-TMS320F28335. In the experimental circuit, normal Silicon diodes are used as the main and the auxiliary diodes. The part numbers and some major nominal values of the semiconductor devices used in the proposed converter are given in Table IV with reference to datasheets of the manufacturers. Fig. 11 shows the experimental results of the proposed ZVT-PWM DC-DC interleaved boost converter when input voltage is 100 V and output voltage is 400 V at nominal power 500 W. These results verify theoretical analyses mentioned in D > 50% mode. In Fig. 11 (a) , the control signals of auxiliary switch S a and main switch S 1 and also, the voltage and current of S 1 are shown. As shown in figure, the control signal is applied to the main switch when the current value of main switch is negative. So, the main switch exactly turns on with ZVT and turns off with ZVS by lossless. Additionally, the main switch passes the boost inductor current and the maximum voltage across on the main switch is equal to the output voltage. Thus, additional current or voltage stresses do not occur on the main switch. Also, it seems from figure that the control signal of the auxiliary switch is applied before 1.8 µs from the main switch.
In Fig. 11 (b) , the control signals of auxiliary switch S a and main switch S 1 and also, the voltage and current of S a are shown. As can be seen in figure, the auxiliary switch turns on with ZCS owing to series resonance inductor and turns off with ZVS owing to parallel resonance capacitor. Also, the voltage across the auxiliary switch is decreased by using RCD snubber absorbed the energy of leakage inductance. Fig. 11 (c) shows that the main diode D F1 turns on with ZVS and turns off with ZCS. Since the main diode turns off with ZCS due to series inductor, the reverse recovery losses of the main diode are eliminated. Moreover, additional current or voltage stresses do not occur on the main diode. Fig. 11 (d) shows the current of L a and L b inductors and the voltage of C r capacitor. As shown in figure, the energy of snubber is transferred to output after the voltage of C r reaches to output voltage. Fig. 12 shows the experimental results of the proposed converter when input voltage is 250 V and output voltage is 400 V at nominal power 500 W. These results verify theoretical analyses mentioned in D < 50% mode.
In Fig. 12 (a) , it can be seen that a control signal is applied to the auxiliary switch before 2.2 µs from the main switch. Besides, the main switch exactly turns on with ZVT and turns off with ZVS. Also, additional current and voltage stresses do not occur on the main switch in operating D < 50 % mode. In Fig. 12 (b) , the auxiliary switch turns on with ZCS and turns off with ZVS. Fig. 12 (c) shows that there are no additional current or voltage stresses on the main diode and the main diode D F1 turns on with ZVS and turns off with ZCS. So, the reverse recovery losses of the main diode are eliminated. Fig.  12 (d) shows that the energy of snubber is transferred to output after the voltage of C r reaches to output voltage. Table V . The proposed converter has also an important advantage such as operating at light loads. Fig. 13 shows the experimental results of the proposed converter when input voltage is 100 V and output voltage is 400 V at output power 200 W. As shown in figure, the converter can achieve to be turned on and off with soft switching for semiconductor devices even under light load conditions. In this paper, it is aimed that the efficiency of proposed converter is over 92% for full load in section 3 design procedure. The efficiency of the proposed converter is examined for operating with both SS and HS. The efficiency curves are shown in Fig. 14 . It can be seen that the efficiency values of the proposed converter are lower at the low output power. The overall efficiency of the proposed converter which is about 92% in HS increases to about 95.5% owing to SS at the nominal output power. Converter loss is mainly because of the circulating energy. The predicted operation principles and theoretical analysis of the proposed converter are verified with the experimental results. 
VI. CONCLUSIONS
In this paper, a novel ZVT-PWM DC-DC interleaved boost converter with an active snubber cell is proposed. The operating stages, key waveforms, design procedure, features and experimental results of the proposed converter are given in detail for both D > 50% and D < 50% modes. In this converter, the main switches turn on with ZVT and turn off with ZVS as well as the main diodes turn on with ZVS and turn off with ZCS. The auxiliary switch turns on with ZCS and turns off with ZVS. Also, the auxiliary diodes turn on and turn off with SS. Thus, the switching power losses are eliminated compared with classical interleaved boost converter owing to the proposed snubber cell. There are not any extra conduction losses since there is no additional voltage or current stress on the main switches and diodes. The control of converter is simple and cheap because all switches are connected common ground and the signal isolation is not needed for switches.
Due to interleaved approach, not only this converter minimizes the current stresses of the main devices but also it minimizes the ripple of the output voltage and input current. So, the converter presents an attractive solution for high power applications. Another important feature of the proposed converter is that the SS operating is maintained even under light load conditions. Finally, the overall efficiency that is about 92% is increased to about 95.5% owing to soft switching compared classical interleaved boost converter.
